Abstract-Performance and reliability analysis tests the VLSI circuits over a prolonged period of time at different conditions. Therefore, performance and reliability of an inverter circuit and two CMOS gate interconnect circuit, a combination of two inverters connected with an RC model as an interconnect structure has been analyzed. Reliability in VLSI circuits depends on hot carrier injection, negative biasing temperature instability, positive biasing temperature instability and time-dependent gate oxide breakdown. Reliability is analyzed by comparing power, delay and output voltage. The complete analysis is done using 45nm gpdk (generic process design kit) in Cadence Virtuoso
I. INTRODUCTION
With the advancement in technology device size is shrinking, performance is increased by scaling of transistor size. Thus performance and reliability is becoming a major concern in analyzing the operation of the transistors and circuit. Device characterization in case of temperature variation leads to performance variation thus affecting the device reliability. Reliability of transistors is defined in four terms HCI, NBTI, PBTI and TDDB. Reduction in supply voltage at lower technology results increase in leakage current and electric fields. The most effecting reliability performance parameters are noise margin, leakage current, delay between input-output voltages and reliability in terms of aging. In this paper all these parameters have been analyzed. Performance of transistors affects the drain current and inverted channel [1] . Schematic of basic NMOS, PMOS and Inverter circuit is shown in the Fig1 and Fig2 respectively. Reliability of VLSI interconnects analyzed by HCI, NBTI, PBTI, and TDDB.
HCI affects the reliability of semiconductor of solid state devices. HCI causes increase in threshold voltage and degradation of carrier mobility, especially for NMOS transistors. When the device is biased in strong inversion with large VDS, HCI is a strong voltage dependent factor [2] . NBTI is a major aging mechanism which leads to increase in threshold voltage when a negative gate source voltage V GS is applied on the gate of PMOS transistor. It accelerates with increase in temperature. NBTI manifests increase in drain current and trans-conductance of a MOSFET. When NBTI operates with negative gate to source voltage then it affects the devices operating in P-channel [3] [4] . PBTI is also a reliability issue in highly scaled CMOS technologies. It is concerned with NMOS transistors. It is a prominent factor in high k-dielectrics and metal gate technologies [5] . TDDB: Due to low electric field, while utilizing for long time, the gate oxide of MOSFET breaks down, resulting failure of MOSFET. It is a test for constant stress. Cu interconnects are highly affected due to time dependent gate-oxide breakdown of low k-dielectric. Increase in porosity causes decrease in life time. With this issue HCI, NBTI, PBTI leads to reduced ID, less speed, change in threshold voltage, decrease in transconductance, mobility [6] . 
II. PERFORMANCE ANALYSIS OF INVERTER
The schematic of an inverter circuit is shown in the Fig.3 which is designed with a PMOS of width 2.5μm, length 45nm, NMOS of width 1μm, length 45nm, using PCH and NCH model libraries respectively. The input is applied using a pulsating signal of 1.1V, rise time of 10ps, fall time 10ps, pulse width 10ns and period of 20ns respectively. The circuit is operated with VDC1.1V using BSIM4 model files, addresses the MOSFET physical effects into sub-100nm regime for 40ns. Different parameters of the inverter are calculated and shown in Table 1 . After DC analysis is done and the corresponding values of V in , V out and power is calculated. DC analysis is done in range from -5V to 5V. The evaluated result has been shown in Fig.5 . Various parameters of inverter are observed on doing DC analysis and is tabulated in the Table 2 . Noise analysis of inverter is done at frequency 5GHz, amplitude 10dBm.The noise is reduced drastically. Noise ports are added at both terminals and capacitor is placed at load for noise analysis. The schematic for noise analysis of inverter is shown in the Figure 6 . The input Capacitor (C0) is of 10f F in series with Port 0.The output Capacitor (C1) is of 10fF and output Capacitor (C2) is of 500fF in parallel with the Port1. 
IV. PERFORMANCE ANALYSIS OF TWO CMOS GATE INTERCONNECT
To estimate the effect of electrical interconnects, a two CMOS gate (a combination of two inverters joined through an RC model) has been implemented. The schematic of two CMOS gate has been shown in Fig9. The schematic of two CMOS gate interconnect circuit. designed contains two PMOS having width of 2.5μm and length 45nm and two NMOS having width of 1μm and length 45nm, using pch and nch model libraries respectively. The input is applied using a pulsating signal of 1.1V, rise time of 10ps, fall time 10ps, pulse width 10ns and period of 20ns respectively. The circuit is operated with VDC 1.1V using BSIM4 model files, addresses the MOSFET physical effects into sub-100nm regime for 40ns. The electrical interconnection between the inverter is composed of an RC model [8] . Table 3 shows various components value in the CMOS gate interconnect circuit. The transient analysis is analyzed for 100ns, and Vin vs Vout is calculated. Table 3 . Passive components used in two CMOS gate interconnect.
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Fig10 depicts the transient analysis of the circuit and power consumed by the each transistor, and the tabulated transient analysis results are given in Table 4 respectively. DC analysis is done and V in V out and power is estimated. DC analysis is done in range from -5V to 5V.The result has been shown in Fig11 and Table 5 . Reliability analysis has been obtained in terms of average power delivered vs. time for Two CMOS gates interconnect. VI.CONCLUSION The performance and reliability analysis of an inverter and two CMOS gate interconnect has been done. The reliability has been calculated in terms of average power delivered by the circuit; and in terms of delay from input to output. It is noticeable from Fig. 14 that the delay of the circuit increases after putting the device to use over a long period of time. The power efficiency of the circuit also deteriorates over time. This causes reliability issues in CMOS circuit. This degradation is due to such effects as HCI, NBTI, PBTI and TDDB. Reliability simulator needs to be developed considering factors like switching activity, voltage overshoot, circuit sensitivity etc.
